← Back to gallery

STM32F103C8 Development Board

Assembly ready · 1 known issue

STM32F103C8 Development Board End-to-end design example Demonstrates circuit blocks API

04-stm32-devboard

Manufacturing readiness

Checked .

Scope: PCB fabrication and assembly files.

Fabrication tier: jlcpcb-tier1.

Known issues

Open issues recorded with this evidence. A defect keeps the board from ready; exceptions and advisories are disclosed but do not.

Current evidence passes the assembly release checks; this does not establish tested hardware performance.

  • Connectivity and design checks: passed — Reviewed paid-drill process: zero errors/warnings, no suppressed findings; ERC/LVS/manifest all pass.
  • Native design rules (DRC): passed — Zero violations and opens; independent refill exactly matches both exported copper layers.
  • Manufacturing artifacts: passed — Complete manufacturing/source archives, portable symbol library, drawings and SHA256 integrity verified.
  • Bill of materials: passed — 17 exact supplier identities, all in the JLCPCB BOM/CPL: 17 placements, 15 SMT and the through-hole J1 and Y1 (fab-assembled since #7239/#7268). Corrected MCP1825S regulator; no AMS1117 substitution. See procurement-review.md.
  • via process: passed — Two layers, paid 0.15mm mechanical drill option, .30mm minimum via diameter, .075mm ring, tented through vias; eight SMT-pad drill overlaps repaired.

Passed: this check passed for the recorded files. Failed: this check found a problem. Not run: no result was established. Unlisted checks have no reported result.

Interactive Viewer

Loading interactive view…

Metrics

Build StatusAssembly ready · 1 known issue
Nets routed100.0%
DRC violations0
Layers2
Board Size60 × 40 mm
Parts17
Cost (per board)$4.26
Batch Qty5 boards
Batch Total$21.30
Data Generated2026-09-10T07:42:54.537851+00:00

Downloads